

Home | Login | Logout | Access Information | Alerts | Purchase History | Cart |

Welcome United States Patent and Trademark Office

□ Search Session History

BROWSE

SEARCH

IEEE XPLORE GUIDE

Wed, 19 Dec 2007, 5:10:27 PM EST

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- · Delete a search
- · Run a search

Recent	Search	Queries

Search Query Display

- ((prohibit execution from ram)<in>metadata) <u>#1</u>
- (((prohibit execution)<in>metadata) <and> ((ram) #2 <in>metadata))<and> ((cache)<in>metadata)
- (((forbid task execution)<in>metadata) <and> ((in ram) <u>#3</u> <in>metadata))<and> ((execute in cache)<in>metadata)
- #4 ((forbid task execution in main memory)<in>metadata)
- <u>#5</u> execute tasks in cache only
- #6 ((execute tasks in cache)<IN>metadata)
- #7 execute tasks in cache only
- #8 prohibite execution from main memory
- ((prohibite execution from sharedmemory)<IN>metadata) #9
- execute task- cache #10
- restrict execution from ram <u>#11</u>
- ((restrict execution from memory)<IN>metadata) #12
- #13 ((restrcit task execution from memory)<IN>metadata)
- #14 ((rrestrict task execution from memory)<in>metadata)
- #15 ((refusetask execution from memory)<in>metadata)
- <u>#16</u> ((refuse task execution from memory)<in>metadata)
- (((prohibit)<in>metadata) <and> ((task execution) #17 <in>metadata))<and> ((memory)<in>metadata)



 Web
 Images
 Video
 News
 Maps
 more »

 main memory and cache access
 Search
 Scholar Preferences Scholar Help

The "AND" operator is unnecessary -- we include all search terms by default. [details]

Scholar All articles - Recent articles Results 1 - 10 of about 125,000 for main memory and cache a

All Results

N Jouppi A Smith J Hennessy D Lenoski A Agarwal ... external cache access on an internal cache hit, and reissues the access over a main memory bus on an ... - all 3 versions »

PG Lee, E Riggs, G Singh, R Steck - US Patent 5,345,576, 1994 - Google Patents ... TO AN INTERNAL CACHE, CANCELS THE EXTERNAL CACHE ACCESS ON AN INTERNAL CACHE HIT,

AND REISSUES THE **ACCESS** OVER A **MAIN MEMORY** BUS ON AN EXTERNAL **CACHE** MISS [75 ...

Cited by 32 - Related Articles - Web Search

Making B+-trees cache conscious in main memory - all 10 versions »

J Rao, KA Ross - ACM SIGMOD Record, 2000 - portal.acm.org

... The traditional assumption that **memory** references have uniform cost is no longer valid given the current speed gap between **cache access** and **main memory access** ... Cited by 142 - Related Articles - Web Search

[PDF] Cache Conscious Indexing for Decision-Support in Main Memory - all 12 versions »

J Rao, KA Ross - Proceedings of the 25th VLDB, 1999 - cs.columbia.edu ... In a **main-memory** database there are several factors ... binary search), and hence

few cache misses ... When range queries or sequential access are needed on ... Cited by 113 - Related Articles - View as HTML - Web Search

Main memory access in a microprocessor system with a cache memory - all 3 versions »

AM Olson, TN Robinson, B Rajaram - US Patent 4,847,758, 1989 - Google Patents ... Page 5. 1 24,847,758 number of bytes actually read into the **cache memory MAIN MEMORY**

ACCESS IN A during the update process. Since this update of the ...

Cited by 50 - Related Articles - Web Search

<u>Scratchpad memory: design alternative for cache on-chip memory in embedded systems - all 13 versions »</u>

R Banakar, S Steinke, BS Lee, M Balakrishnan, P ... - Proceedings of the tenth international symposium on Hardware ..., 2002 - portal.acm.org

... 75 Page 4. Access Number of cycles Cache Using Table 2 Scratch pad 1 cycle Main Memory 16 bit 1 cycle + I wait state Main Memory 32 bit 1 cycle + 3 wait states ...

Cited by 120 - Related Articles - Web Search

Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and ... - all 38 versions »

NP Jouppi - way - portal.acm.org

... The relatively large access time for main memory in turn requires that second-level cache line sizes of 128 or 256B are needed. ...

Cited by 941 - Related Articles - Web Search